

# Single Atomic Layer Ferroelectric on Silicon

Mehmet Dogan,<sup>†,‡</sup> Stéphanie Fernandez-Peña,<sup>†,#</sup> Lior Kornblum,<sup>†,§</sup> Yichen Jia,<sup>†,‡,¶</sup> Divine P. Kumah,<sup>†,§</sup> James W. Reiner,<sup>†,§</sup> Zoran Krivokapic,<sup>||</sup> Alexie M. Kolpak,<sup>□</sup> Sohrab Ismail-Beigi,<sup>†,‡,§,¶,||</sup> Charles H. Ahn,<sup>†,‡,§,||</sup> and Frederick J. Walker<sup>\*,†,§,¶</sup>

<sup>†</sup>Center for Research on Interface Structures and Phenomena (CRISP), <sup>‡</sup>Department of Physics, <sup>§</sup>Department of Applied Physics, <sup>¶</sup>Department of Electrical Engineering, and <sup>||</sup>Department of Mechanical Engineering and Materials Science, Yale University, New Haven, Connecticut 06520, United States

<sup>#</sup>Department of Quantum Matter Physics, Université de Genève, Genève 1211, Switzerland


<sup>||</sup>GLOBALFOUNDRIES, Santa Clara, California 95054, United States

<sup>□</sup>Department of Mechanical Engineering, Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, United States

## Supporting Information

**ABSTRACT:** A single atomic layer of  $\text{ZrO}_2$  exhibits ferroelectric switching behavior when grown with an atomically abrupt interface on silicon. Hysteresis in capacitance–voltage measurements of a  $\text{ZrO}_2$  gate stack demonstrate that a reversible polarization of the  $\text{ZrO}_2$  interface structure couples to the carriers in the silicon. First-principles computations confirm the existence of multiple stable polarization states and the energy shift in the semiconductor electron states that result from switching between these states. This monolayer ferroelectric represents a new class of materials for achieving devices that transcend conventional complementary metal oxide semiconductor (CMOS) technology. Significantly, a single atomic layer ferroelectric allows for more aggressively scaled devices than bulk ferroelectrics, which currently need to be thicker than 5–10 nm to exhibit significant hysteretic behavior (Park, et al. *Adv. Mater.* 2015, 27, 1811).

**KEYWORDS:** Ferroelectric phenomena, nonvolatile memories, zirconium oxide, metal oxide semiconductor devices



A prominent challenge in semiconductor device physics involves the coupling of the reversible polarization of a thin film ferroelectric to mobile carriers in a semiconductor.<sup>2,3</sup> The idea is straightforward: a thin film ferroelectric layer is placed on top of silicon in a planar geometry, with the out-of-plane component of the nonvolatile ferroelectric polarization coupling electrostatically to the carriers in the silicon. Since the time this idea was patented in 1957 and explored in the early 1960s,<sup>4,5</sup> a number of approaches to realizing this invention have been pursued.<sup>6–15</sup> One simple approach is to deposit a conventional ferroelectric directly on top of silicon. While some success with this approach has been reported,<sup>13,16–18</sup> an ongoing challenge involves uncontrolled interface reactions that form a high density of interface traps or an insulating, nonferroelectric interface layer.<sup>10,19</sup> Interface traps screen the ferroelectric polarization from carriers in the silicon, reducing the switched modulation of transistor action. Moreover, depolarization of the ferroelectric may also arise from either a nonferroelectric insulator in the gate stack, such as  $\text{SiO}_2$ , or the presence of a potential drop across the semiconductor.<sup>20,21</sup> The depolarization fields that develop often exceed the coercive fields in conventional ferroelectrics, especially when the gate stack is scaled to nanometer dimensions.<sup>10,17,22–27</sup> For the 5 nm technology node, the required thickness of the ferroelectric

layer is <2 nm. As the most promising candidates, recently discovered ferroelectric  $\text{HfO}_2$ -based thin films require a thickness of at least 5–10 nm to achieve a sizable hysteresis curve,<sup>1,28–32</sup> which creates a lower bound to the scale of potential  $\text{HfO}_2$ -based complementary metal oxide semiconductor (CMOS) devices. Recently, however, Lee et al. demonstrated the first ultrathin ferroelectric based on  $\text{HfZrO}_x$  with a thickness of 1.5 nm.<sup>33</sup> Although the hysteresis is narrow, this study is an advancement towards the goal of achieving the next generation of MOS devices with zirconia/hafnia-based thin films.

Here, we introduce a new type of a ferroelectric,  $\text{ZrO}_2$  on  $\text{Si}(001)$ , that can be incorporated into a gate stack with a conventional dielectric such as amorphous  $\text{Al}_2\text{O}_3$ . One practical advantage is that this ferroelectric does not need to be epitaxial. At thicknesses on the order of a monolayer, the interface polarization of  $\text{ZrO}_2$  is multistable and can be reversibly switched through the application of an electric field. A ferroelectric oxide at the ultimate thickness limit of a monolayer

**Received:** September 15, 2017


**Revised:** December 6, 2017

**Published:** December 15, 2017

allows for aggressive scaling down of CMOS devices, as well as potentially enabling properties such as negative capacitance, which would reduce the required gate voltage and waste heat.<sup>34–36</sup>


The cubic form of  $\text{ZrO}_2$  has the  $\text{CaF}_2$  structure,<sup>37</sup> which can be stabilized through epitaxial growth on Si (001).<sup>38,39</sup> This structure is promising as a potential ferroelectric because cubic  $\text{ZrO}_2$  grown on Si (001) is polar due to the separation between the positively charged  $\text{Zr}^{4+}$  plane and the negatively charged  $\text{O}^{2-}$  plane in the  $\text{CaF}_2$  structure, which is often described as a rumpling of the neutral  $\text{ZrO}_2$  planes. In bulk, the rumpling and polarization cannot be reversed or switched by the application of an electric field due to a large energy barrier and coercive field, resulting in a phase that is not ferroelectric. The approach we present here is to reduce the thickness to a single monolayer and thus reduce the energy barrier for switching, providing the ultimate length scale at the atomic level for the smallest devices. We test this idea theoretically and experimentally. First, we model a  $\text{ZrO}_2$  monolayer on the surface of silicon. Our theoretical work predicts that a monolayer of  $\text{ZrO}_2$  gives rise to a multistable interface structure that switches the silicon. We also realize this structure experimentally by growing a monolayer of  $\text{ZrO}_2$  using physical vapor deposition and capping it with an amorphous  $\text{Al}_2\text{O}_3$  ( $a\text{-Al}_2\text{O}_3$ ) layer to complete the device gate stack.

The ability of a monolayer of  $\text{ZrO}_2$  to exhibit a switchable polarization is studied with first-principles calculations performed using density functional theory (DFT) in a simulation cell consisting of a monolayer (ML) of  $\text{ZrO}_2$  coherently strained to silicon. We find multiple configurations at low energy, with varying up and down polarizations. Two of these structures, shown in Figure 1a and b, are local minima, as shown in Figure 1c. Each minimum corresponds to one of the polarization states of the ferroelectric. The polarization is parametrized as  $\delta z$ , which is the difference between the average out-of-plane position of the cations (Zr) and the anions (O). In the “up” and “down” configurations,  $\delta z$  is  $+0.04 \text{ \AA}$  and  $-0.06 \text{ \AA}$ , respectively. The difference in heights for the two polarizations is  $\sim 0.1 \text{ \AA}$ , which is comparable to the  $\sim 0.4 \text{ \AA}$  in ferroelectric tetragonal  $\text{BaTiO}_3$ .<sup>40</sup> The minimum energy transition path between these two states is computed via the nudged elastic bands (NEB) method with climbing images.<sup>41</sup> The transition occurs mainly by a shift of two Zr and three O atoms (in the  $2 \times 1$  cell) in and out of the open channels on the Si surface that lie between dimmer rows along the  $1 \times$  direction. The fourth O atom forms a bond with a Si dangling orbital and remains fixed through the transition. The energy barrier for homogeneous switching of the polarization states is 0.08 or 0.12 eV/ $\text{ZrO}_2$  (depending on the direction of switching), which is larger than the barrier for a typical ferroelectric such as  $\text{BaTiO}_3$ , which has a DFT-calculated barrier of 0.02 eV/ $\text{BaTiO}_3$ .<sup>42</sup> We note that theory predicts a large barrier for  $\text{ZrO}_2$  on silicon even in the presence of large depolarization fields arising from the presence of both the vacuum and silicon layers. This barrier contrasts with the predicted behavior of  $\text{SrTiO}_3$  on silicon, where the expected small polarization barrier of strained  $\text{SrTiO}_3$  disappears due to both depolarization and charge transfer at the  $\text{SrTiO}_3\text{-Si}$  interface.<sup>43</sup> The coupling of the bistable polarization to the Si carriers is revealed in calculations of the Si density of states (Figure 1d). These calculations show that the density of states is energetically shifted by  $\sim 0.6 \text{ eV}$  with respect to vacuum when the polarization is switched.



**Figure 1.** Two of the lowest energy structures for the  $\text{ZrO}_2$  monolayer on Si (001) surface. Si atoms are shown in cyan, Zr atoms in gray, and O atoms in red. The physical structures computed using DFT for two configurations of the  $\text{ZrO}_2$  monolayer have opposite out-of-plane polarizations. The polarization for each calculation is parametrized by  $\delta z$ : the average  $\{001\}$  coordinate of the Zr atoms minus the average  $\{001\}$  coordinate of the O atoms. (a) Upwardly polarized structure has  $\delta z = +0.04 \text{ \AA}$  while the (b) downwardly polarized structure has  $\delta z = -0.06 \text{ \AA}$ . (c) Energies of the structures that lie on the minimum energy transition path between these two structures are calculated via the nudged elastic bands (NEB) method.<sup>40</sup> The energy barrier is computed using five intermediate states, shown as blue dots. The curve that interpolates between these states is a polynomial fit. The “down” polarization state is 0.07 eV (per  $2 \times 1$  surface unit cell) higher in energy than the “up” polarization state, and the energy barrier is 0.23 eV (per  $2 \times 1$  surface unit cell). The blue arrows represent the polarization vectors as measured by  $\delta z$  for the two states. The  $2 \times 1$  unit cell contains two  $\text{ZrO}_2$  formula units. (d) Density of states in an interior Si layer shows a valence band edge (VBE) shift between the “up” state (top) and the “down” state (bottom).

To guide the experimental realization of ferroelectric  $\text{ZrO}_2$ , we examine the structural features of the  $\text{ZrO}_2$  monolayer that give rise to switchable polarization. Because of the rich landscape of stable configurations at low energy with similar chemical bonding and small structural differences, the theory predicts that growing single crystalline epitaxial films of  $\text{ZrO}_2$  on Si(001) should be challenging. However, epitaxy may not be a necessary condition for ferroelectricity in this system. A close examination of the structures shown in Figure 1 indicates that the symmetry of the silicon surface, as well as the inherently rumpled structure of  $\text{ZrO}_2$ , gives rise to the switchable



**Figure 2.** Physical properties of the Si-oxide interface. (a) RHEED image of the  $\text{ZrO}_2$  monolayer prior to  $\text{Al}_2\text{O}_3$  deposition. (b) Si 2p XPS spectrum of a  $\text{ZrO}_2/\text{Si}$  interface covered with a thin (3 nm)  $\alpha\text{-Al}_2\text{O}_3$  layer. The inset shows a magnification of the  $\text{Si}^{1+}$  region taken from the orange rectangle. (c) TEM and (d) HAADF STEM micrographs of the cross section of an  $\alpha\text{-Al}_2\text{O}_3/\text{ZrO}_2/\text{Si}$  stack.

polarization. The switching of the dipole occurs by a continuous displacement of a group of atoms in the unit cell, while one oxygen remains in place. No significant chemical change occurs during this transition. From the structure, we note that open channels in the (001) face of silicon allow for the motion of the oxide atoms lacking silicon nearest neighbors, which stabilizes the two polar  $\text{ZrO}_2$  structures.


One key implication of this finding is that an epitaxial system is not required for ferroelectricity; only an atomically abrupt structure with silicon is needed. This essential finding significantly relaxes materials processing requirements, allowing us to explore alternate routes to synthesize monolayer ferroelectrics on silicon, including partially *amorphous* systems as well as using a variety of deposition methods, such as atomic layer deposition.<sup>14</sup> We test this idea experimentally by depositing a ferroelectric gate stack of monolayer  $\text{ZrO}_2$  on Si that is atomically abrupt but not necessarily epitaxial. The  $\text{ZrO}_2$  is grown using a reactive evaporation system, on top of which we deposit  $\alpha\text{-Al}_2\text{O}_3$ , which replaces the vacuum in the calculation and supports an applied electric field for switching the  $\text{ZrO}_2$ . The choice of  $\alpha\text{-Al}_2\text{O}_3$  as a gate oxide is based on its excellent insulating properties including low-leakage and ease of growth.

To grow  $\text{ZrO}_2$  on silicon with an atomically abrupt interface, we first wet clean the silicon substrate, remove the native surface oxide using 5%  $\text{HF}/\text{H}_2\text{O}$ , and expose the resulting hydrogen-terminated Si surface to UV-ozone to regrow  $\text{SiO}_2$  back on the surface to a thickness of approximately 0.5 nm. We then deposit one monolayer of Zr metal on top of the  $\text{SiO}_2$  using an electron-beam (e-beam) source in a background pressure of  $\sim 5 \times 10^{-9}$  Torr. To remove the  $\text{SiO}_2$ , we heat in vacuum until the  $\text{SiO}_2$  desorbs, typically for <2 min at 870 °C. Desorption of the  $\text{SiO}_2$  is monitored using reflection high-energy electron diffraction (RHEED) and is complete when the background signal decreases (Figure 2a). The gate stack is completed with a layer of  $\alpha\text{-Al}_2\text{O}_3$  deposited by thermally evaporating Al at  $\sim 8 \times 10^{-7}$  Torr  $\text{O}_2$ , with the substrate kept at room temperature.

To verify that this process results in an atomically abrupt interface of  $\text{ZrO}_2$  on silicon (without  $\text{SiO}_2$  at the interface), we use X-ray photoelectron spectroscopy (XPS). A sample with a thin (3 nm)  $\alpha\text{-Al}_2\text{O}_3$  layer on top of  $\text{ZrO}_2$  is moved in vacuo between the deposition and XPS analysis chambers. The effectiveness of the procedure to form an abrupt  $\text{ZrO}_2\text{-Si}$  interface is demonstrated by the dominance of the nonoxidized  $\text{Si}^0$  component in the Si 2p spectrum, as shown in Figure 2b. The relative area of the  $\text{Si}^{1+}$  component is  $\sim 2.5\%$  with respect to the  $\text{Si}^0$  peak. From the XPS data, the amount of the suboxide is found to be less than 0.2 monolayers of  $\text{Si}^{1+}$ .<sup>44</sup> A feature observed at a lower binding energy ( $\sim 98.4$  eV) may be the result of a small number Zr-Si bonds at the  $\text{ZrO}_2\text{-Si}$  interface.<sup>45</sup> A cross-section transmission electron microscope (TEM) micrograph (Figure 2c) and a scanning TEM (STEM) high-angle annular dark field (HAADF) micrograph (Figure 2d) of a (22 nm) $\alpha\text{-Al}_2\text{O}_3$ /(1 nm) $\text{ZrO}_2$ /Si sample show that the  $\text{ZrO}_2$  layer is uniform and continuous, with a sharp interface with Si. This observation is further supported by elemental line profiles (Figure S1, Supporting Information).

Capacitor devices are fabricated from the as-grown gate stack of (50 nm)Pt/(22 nm) $\alpha\text{-Al}_2\text{O}_3$ /(1 nm) $\text{ZrO}_2$ /Si. The capacitance–voltage ( $C\text{-}V$ ) behavior shown in Figure 3 demonstrates ferroelectric switching of the  $\text{ZrO}_2$  interface. As a control, we also deposit a gate stack with 12 nm-thick  $\alpha\text{-Al}_2\text{O}_3$  using the same procedure described above, from wet cleaning to vacuum anneal, but without  $\text{ZrO}_2$  at the interface. The control sample (Figure 3, inset) shows  $C\text{-}V$  behavior typical of a metal oxide semiconductor (MOS) capacitor. At negative voltages, the Fermi level of the silicon at the oxide–silicon interface is near the Si valence band, and holes accumulate at the interface so that the measured ac capacitance is only that of the oxide gate stack. As the voltage is increased, the Fermi level at the interface moves into the silicon band gap, depleting charge at the interface; the capacitance decreases due to the added capacitance from the silicon depletion layer.

The striking feature of the  $C\text{-}V$  characteristics for the gate stack with  $\text{ZrO}_2$  at the interface (Figure 3) is hysteretic



**Figure 3.** Ferroelectric behavior of  $\text{ZrO}_2$  on Si. A capacitance–voltage ( $C$ – $V$ ) curve of a Pt/ $a\text{-Al}_2\text{O}_3$ (22 nm)/ $\text{ZrO}_2$ (1 nm)/Si MOS capacitor with the capacitance normalized to the capacitance in accumulation ( $C_{\text{ox}}$ ), with arrows indicating the scan direction. The top inset shows a schematic device structure with the polarization corresponding to the arrows marking the sweep direction. The bottom inset shows a  $C$ – $V$  curve of a control sample with 12 nm  $a\text{-Al}_2\text{O}_3$  and no  $\text{ZrO}_2$  layer.

behavior. This behavior is notably absent in the control sample that does not include the  $\text{ZrO}_2$  layer (Figure 3 inset). The sense of the hysteresis, indicated by the arrows in Figure 3, is consistent with ferroelectric switching of the  $\text{ZrO}_2$  and a concomitant change in the Si Fermi level,<sup>6</sup> as predicted by DFT (Figure 1). The magnitude of the hysteresis,  $\sim 0.4$  V, is slightly smaller than the  $\sim 0.6$  eV predicted by DFT (Figure 1d), which is explained if only a fraction of the  $\text{ZrO}_2$  in the amorphous structure switches. The hysteresis in the  $C$ – $V$  behavior shows a switchable dipole at the interface: the field and polarization of the  $\text{ZrO}_2$  point downward at negative voltages. As the field across the  $\text{ZrO}_2$  increases in the positive direction during the voltage sweep, the polarization of the  $\text{ZrO}_2$  flips from down to up. This change in polarization induces a positive switchable field at the interface and shifts the  $C$ – $V$  curve toward negative voltages, as observed in Figure 3.

While ferroelectric switching is observed, the down state of the  $\text{ZrO}_2$  ferroelectric eventually reverts to the up state, as observed by a shift of the  $C$ – $V$  curve with time. This decay is analyzed by applying a 2 V bias to the gate to prepare the  $\text{ZrO}_2$  in the down state, immediately followed by measurement of the capacitance as a function of time at a bias of 0.2 V, which is where the  $C$ – $V$  curve shows the largest capacitance difference for the two polarization states. At this voltage, the capacitance is observed to increase to 50% of the up state capacitance after 10 min. The relaxation from the down state to the up state is a consequence of the predicted metastability of the down state (see Figure 1c). The relaxation time depends on the kinetic barriers and detailed mechanisms for polarization relaxation. Future work on processing routes to improve the retention time will focus on manipulating the relaxation energy barrier by modifying the growth process of the  $\text{ZrO}_2$  layer and changing the amorphous capping layer. Finally, we note that by tuning the thickness of the  $a\text{-Al}_2\text{O}_3$  layer and other capacitances in the stack, a negative capacitance regime may be possible that would reduce the required voltage to operate the MOSFET and thus dramatically lower the amount of dissipated energy.<sup>34,35</sup>

In summary, we demonstrate that a monolayer ferroelectric can be fabricated at an atomically abrupt  $\text{ZrO}_2$ –Si interface. For

a stack that incorporates  $\text{ZrO}_2$ , first-principles theory predicts the magnitude of the switching to be 0.6 V, a value verified by  $C$ – $V$  measurements. The essential structural element that gives rise to the switchable dipole is a ruffled  $\text{ZrO}_2$  structure and an open structure in the silicon surface. This feature allows  $\text{ZrO}_2$  to serve as a switchable dipole when incorporated into an amorphous gate stack that is more conducive to manufacturing than an all-epitaxial stack.

**Theoretical Section.** We employ density functional theory (DFT) in the generalized gradient approximation (PBE GGA)<sup>46</sup> with ultrasoft pseudopotentials,<sup>47</sup> using the QUANTUM ESPRESSO software package.<sup>48</sup> We use a plane wave energy cutoff of 35 Ry and an  $8 \times 8$  Monkhorst–Pack Brillouin zone mesh (per  $1 \times 1$  surface cell) with a Marzari–Vanderbilt smearing of 0.02 Ry for electronic temperature.<sup>49</sup> A simulation supercell comprises 16 atomic layers of Si with a bottom layer passivated with H, a monolayer of  $\text{ZrO}_2$  neighboring the top surface of Si, and  $\sim 12$  Å of vacuum to separate periodic copies of the system in the  $\{001\}$  direction. The lattice constant in the (001) plane is fixed to the DFT-computed bulk Si lattice constant of 3.87 Å. All atoms are relaxed (except the bottom 4 layers of Si, which are fixed to represent the bulk) until the forces on the atoms are less than  $10^{-3}$  Ry/ $a_0$  in all axial directions. Since the simulation cell is asymmetric in nature, the system has a total dipole moment due to the polarization of the oxide, which can interact with the dipole moments of its periodic copies. To prevent this spurious electrostatic effect, we employ a fictitious dipole in the vacuum region of the cell, which is self-consistently calculated so that it flattens the electrostatic potential in vacuum.<sup>50</sup>

**Experimental Section.** P-type Si wafers (B-doped,  $\sim 6 \times 10^{15}$   $\text{cm}^{-3}$ ) are cleaned by immersing the wafer in  $\text{H}_2\text{O}_2/\text{H}_2\text{SO}_4$  (1:3) at 130 °C followed by a deionized water (DI) rinse. The native oxide layer is removed in a dilute (3:70) HF solution in DI for 1 min. The wafer is then placed under a UV–ozone lamp for 30 s and immediately transferred to a UHV system. The UV–ozone treatment results in a thin, 0.5 nm-thick layer of  $\text{SiO}_2$  on the surface, as determined using XPS.

Prior to Zr metal deposition, the substrates are annealed at  $<10^{-9}$  Torr at 400 °C for 20 min to desorb moisture and hydrocarbons. One monolayer of Zr is evaporated with an e-beam source at  $\sim 5 \times 10^{-9}$  Torr, with the substrate kept at room temperature. Deposition rates are calibrated using a quartz crystal monitor. The sample is annealed for 2 min at 870 °C at  $<10^{-9}$  Torr. From the XPS results, this step desorbs any remaining  $\text{SiO}_2$ , and the oxygen reacts with Zr to form  $\text{ZrO}_2$ . After cooling, an  $\text{O}_2$  leak valve is opened, and  $\text{Al}_2\text{O}_3$  is grown by evaporating Al from a thermal source in  $\sim 8 \times 10^{-7}$  Torr  $\text{O}_2$ , with the substrate kept at room temperature. The control sample is prepared in the same way. MOS capacitors are prepared by e-beam deposition of 50 nm Pt through a shadow mask without exposure to air.<sup>51</sup>  $C$ – $V$  measurements are done ex situ on pads with an area of  $5.15 \times 10^{-5}$   $\text{cm}^2$  at a frequency of 1 MHz and using 100 mV voltage steps. A positive  $V_g$  is a positive voltage applied on the Pt gate with respect to the back of the wafer, which is contacted with an indium–gallium alloy.

X-ray photoelectron spectroscopy is performed in situ using an Al  $K\alpha$  source (1486.6 eV) on samples with a 3 nm layer of  $a\text{-Al}_2\text{O}_3$ . Peak fitting is done using XPSPEAK 4.1 with a Shirley-type background, a 50% Gaussian–Lorentzian ratio, and a 0.61 eV doublet separation for Si 2p peaks. The energy scale is calibrated to the Au  $4f_{7/2}$  core level peak. TEM sample preparation is carried out using conventional polishing of a

wedge sample. TEM and HAADF STEM imaging are performed using an FEI Tecnai Osiris operated at 200 keV, equipped with a Bruker Quantax EDX detector.

## ■ ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acs.nanolett.7b03988.

Data and analysis of interfacial elemental distribution at Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/Si interface (PDF)

## ■ AUTHOR INFORMATION

### Corresponding Author

\*E-mail: fred.walker@yale.edu.

### ORCID

Yichen Jia: 0000-0002-8852-7557

Sohrab Ismail-Beigi: 0000-0002-7331-9624

Frederick J. Walker: 0000-0002-8094-249X

### Notes

The authors declare no competing financial interest.

## ■ ACKNOWLEDGMENTS

We acknowledge support from the National Science Foundation under DMR-1309868 and MRSEC DMR-1119826 (CRISP), and computational support from NSF XSEDE resources through Grant No. TG-MCA08X007 and the facilities and staff of the Yale Center for Research Computing. The authors thank Marvin D. Wint for processing and technical assistance and Dr. Michael Rooks for assistance with the TEM work.

## ■ REFERENCES

- (1) Park, M. H.; Lee, Y. H.; Kim, H. J.; Kim, Y. J.; Moon, T.; Kim, K. D.; Müller, J.; Kersch, A.; Schroeder, U.; Mikolajick, T.; Hwang, C. S. *Adv. Mater.* **2015**, *27*, 1811.
- (2) Reiner, J. W.; Walker, F. J.; Ahn, C. H. *Science* **2009**, *323*, 1018–1019.
- (3) Reiner, J. W.; Kolpak, A. M.; Segal, Y.; Garrity, K. F.; Ismail-Beigi, S.; Ahn, C. H.; Walker, F. J. *Adv. Mater.* **2010**, *22*, 2919–2938.
- (4) Ross, I. M.; U.S. Patent No. 2,791,760, 1957.
- (5) Moll, J. L.; Tarui, Y. *IEEE Trans. Electron Devices* **1963**, *10*, 338.
- (6) Wu, S. Y. *IEEE Trans. Electron Devices* **1974**, *21*, 499–504.
- (7) Tarui, Y.; Hirai, T.; Teramoto, K.; Koike, H.; Nagashima, K. *Appl. Surf. Sci.* **1997**, *113–114*, 656–663.
- (8) Ramesh, R.; Aggarwal, S.; Auciello, O. *Mater. Sci. Eng., R* **2001**, *32*, 191–236.
- (9) Auciello, O.; Scott, J. F.; Ramesh, R. *Phys. Today* **1998**, *51*, 22–27.
- (10) Arimoto, Y.; Ishiwara, H. *MRS Bull.* **2004**, *29*, 823–828.
- (11) Lim, S. H.; Rastogi, A. C.; Desu, S. B. *J. Appl. Phys.* **2004**, *96*, 5673–5682.
- (12) Jana, R. K.; Snider, G. L.; Jena, D. *Phys. Status Solidi (c)* **2013**, *10*, 1469–1472.
- (13) Dubourdieu, C.; Bruley, J.; Arruda, T. M.; Posadas, A.; Jordan-Sweet, J.; Frank, M. M.; Cartier, E.; Frank, D. J.; Kalinin, S. V.; Demkov, A. A.; Narayanan, V. *Nat. Nanotechnol.* **2013**, *8*, 748–754.
- (14) Ngo, T. Q.; Posadas, A. B.; McDaniel, M. D.; Hu, C.; Bruley, J.; Yu, E. T.; Demkov, A. A.; Ekerdt, J. G. *Appl. Phys. Lett.* **2014**, *104*, 082910.
- (15) Kumah, D. P.; Dogan, M.; Ngai, J. H.; Qiu, D.; Zhang, Z.; Su, D.; Specht, E. D.; Ismail-Beigi, S.; Ahn, C. H.; Walker, F. J. *Phys. Rev. Lett.* **2016**, *116*, 106101.

- (16) Ngai, J. H.; Kumah, D. P.; Ahn, C. H.; Walker, F. J. *Appl. Phys. Lett.* **2014**, *104*, 062905.
- (17) Hoffman, J.; Pan, X.; Reiner, J. W.; Walker, F. J.; Han, J. P.; Ahn, C. H.; Ma, T. P. *Adv. Mater.* **2010**, *22*, 2957–2961.
- (18) Böscke, T. S.; Müller, J.; Bräuhaus, D.; Schröder, U.; Böttger, U. *Appl. Phys. Lett.* **2011**, *99*, 102903.
- (19) Robertson, J. *Rep. Prog. Phys.* **2006**, *69*, 327–396.
- (20) Ma, T. P.; Han, J.-P. *IEEE Electron Device Lett.* **2002**, *23*, 386–388.
- (21) McDaniel, M. D.; Ngo, T. Q.; Posadas, A.; Hu, C.; Lu, S.; Smith, D. J.; Yu, E. T.; Demkov, A. A.; Ekerdt, J. G. *Adv. Mater. Interfaces* **2014**, *1*, 201400081.
- (22) Setter, N.; Damjanovic, D.; Eng, L.; Fox, G.; Gevorgian, S.; Hong, S.; Kingon, A.; Kohlstedt, H.; Park, N. Y.; Stephenson, G. B.; Stolitchnov, I.; Taganste, A. K.; Taylor, D. V.; Yamada, T.; Streiffer, S. *J. Appl. Phys.* **2006**, *100*, 051606.
- (23) Tokumitsu, E.; Fujii, G.; Ishiwara, H. *Jpn. J. Appl. Phys.* **2000**, *39*, 2125.
- (24) Tokumitsu, E.; Okamoto, K.; Ishiwara, H. *Jpn. J. Appl. Phys.* **2001**, *40*, 2917.
- (25) Kim, K. H.; Han, J.-P.; Soon-Won, J.; Ma, T. P. *IEEE Electron Device Lett.* **2002**, *23*, 82–84.
- (26) McKee, R. A.; Walker, F. J.; Chisholm, M. F. *Phys. Rev. Lett.* **1998**, *81*, 3014.
- (27) Warusawithana, M. P.; Cen, C.; Sleasman, C. R.; Woicik, J. C.; Li, Y.; Kourkoutis, L. F.; Klug, J. A.; Li, H.; Ryan, P.; Wang, L.-P.; Bedzyk, M.; Muller, D. A.; Chen, L.-Q.; Levy, J.; Schlom, D. G. *Science* **2009**, *324*, 367–370.
- (28) Müller, J.; Böscke, T. S.; Schröder, U.; Mueller, S.; Bräuhaus, D.; Böttger, U.; Frey, L.; Mikolajick, T. *Nano Lett.* **2012**, *12*, 4318–4323.
- (29) Mueller, S.; Mueller, J.; Singh, A.; Riedel, S.; Sundqvist, J.; Schroeder, U.; Mikolajick, T. *Adv. Funct. Mater.* **2012**, *22*, 2412–2417.
- (30) Yurchuk, E.; Müller, J.; Knebel, S.; Sundqvist, J.; Graham, A. P.; Melde, T.; Schröder, U.; Mikolajick, T. *Thin Solid Films* **2013**, *533*, 88–92.
- (31) Park, M. H.; Kim, H. J.; Kim, Y. J.; Lee, W.; Moon, T.; Hwang, C. S. *Appl. Phys. Lett.* **2013**, *102*, 242905.
- (32) Hoffmann, M.; Schroeder, U.; Schenk, T.; Shimizu, T.; Funakubo, H.; Sakata, O.; Pohl, D.; Drescher, M.; Adelmann, C.; Materlik, R.; Kersch, A.; Mikolajick, T. *J. Appl. Phys.* **2015**, *118*, 072006.
- (33) Lee, M. H.; Fan, S. T.; Tang, C. H.; Chen, P. G.; Chou, Y. C.; Chen, H. H.; Kuo, J. Y.; Xie, M. J.; Liu, S. N.; Liao, M. H.; Jong, C. A.; Li, K. S.; Chen, M. C.; Liu, C. W. Physical thickness 1.x nm ferroelectric HfZrOx negative capacitance FETs. In *2016 IEEE International Electron Devices Meeting (IEDM)*; IEEE, 2016; pp 12.1.1–12.1.4.
- (34) Catalan, G.; Jiménez, D.; Gruverman, A. *Nat. Mater.* **2015**, *14*, 137–139.
- (35) Salahuddin, S.; Datta, S. *Nano Lett.* **2008**, *8*, 405–410.
- (36) Zubko, P.; Wojdel, J. C.; Hadjimichael, M.; Fernandez-Pena, S.; Sené, A.; Luk'yanchuk, I.; Triscone, J.-M.; Iñiguez, J. *Nature* **2016**, *534*, 524.
- (37) Kim, D.-J. *J. Am. Ceram. Soc.* **1989**, *72*, 1415–1421.
- (38) Wang, S. J.; Ong, C. K. *Appl. Phys. Lett.* **2002**, *80*, 2541.
- (39) Ramesh, R.; Gilchrist, H.; Sands, T.; Keramidis, V. G.; Haakenaasen, R.; Fork, D. K. *Appl. Phys. Lett.* **1993**, *63*, 3592–3594.
- (40) Kwei, G. H.; Lawson, A. C.; Billinge, S. J. L.; Cheong, S. W. *J. Phys. Chem.* **1993**, *97*, 2368–2377.
- (41) Henkelman, G.; Uberuaga, B. P.; Jónsson, H. *J. Chem. Phys.* **2000**, *113*, 9901–9904.
- (42) Chen, Z. X.; Chen, Y.; Jiang, Y. S. *J. Phys. Chem. B* **2001**, *105*, 5766–5771.
- (43) Kolpak, A. M.; Ismail-Beigi, S. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2012**, *85*, 195318.
- (44) Lu, Z. H.; Graham, M. J.; Jiang, D. T.; Tan, K. H. *Appl. Phys. Lett.* **1993**, *63*, 2941–2943.
- (45) Seo, K.-I.; McIntyre, P. C.; Kim, H.; Saraswat, K. C. *Appl. Phys. Lett.* **2005**, *86*, 082904.

- (46) Perdew, J. P.; Burke, K.; Ernzerhof, M. *Phys. Rev. Lett.* **1996**, *77* (18), 3865–3868.
- (47) Vanderbilt, D. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1990**, *41*, 7892.
- (48) Giannozzi, P.; et al. *J. Phys.: Condens. Matter* **2009**, *21*, 395502.
- (49) Marzari, N.; Vanderbilt, D.; De Vita, A.; Payne, M. C. *Phys. Rev. Lett.* **1999**, *82*, 3296.
- (50) Bengtsson, L. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1999**, *59*, 12301.
- (51) Billman, C. A.; Walker, F. J. *Rev. Sci. Instrum.* **2007**, *78*, 065113.