

Supporting Information

for Adv. Electron. Mater., DOI: 10.1002/aelm.202200800

Scalable Al₂O₃–TiO₂ Conductive Oxide Interfaces as Defect Reservoirs for Resistive Switching Devices

Yang Li,* Wei Wang, Di Zhang, Maria Baskin, Aiping Chen, Shahar Kvatinsky, Eilam Yalon, and Lior Kornblum*

Supplementary Information for:

Scalable Al₂O₃–TiO₂ Conductive Oxide Interfaces as Defect Reservoirs for Resistive Switching Devices

Yang Li^{1*}, Wei Wang¹, Di Zhang², Maria Baskin¹, Aiping Chen², Shahar Kvatinsky¹, Eilam
Yalon¹, and Lior Kornblum^{1*}
¹The Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion - Israel Institute of Technology, Haifa, 3200003, Israel

²Center for Integrated Nanotechnologies (CINT), Los Alamos National Laboratory, Los Alamos, New Mexico 87545, USA

*E-mail: yangli@campus.technion.ac.il; liork@ee.technion.ac.il

The TiO₂ film thicknesses are determined by using x-ray reflectometry (XRR, Figure S1).



Figure S1. X-ray reflectometry (XRR) of the 2 nm Al₂O₃/TiO₂/native SiO₂/Si film stacks. The thickness of the TiO₂ was calculated to be 14.8 ± 0.6 nm using the TiO₂ film density of 3.89 g·cm⁻³.

The XPS spectra are fitted using the CasaXPS software with a Shirley background and a Lorentzian-Gaussian line shape with a ratio of 30%. During the XPS data analysis, the Ti 2p 3/2 peak and Ti 2p 1/2 peak area ratio is fixed to 0.5. The XPS spectra are modeled using the parameters listed in Table S 1. The peak positions and full width at half maximum (FWHM) are similar to the reference.^[1]

Table S1. The binding energies and full width at half maximum (FWHM) of Ti oxidation states.

Oxide State	Binding Energy (eV)					
	Uncapped TiO ₂		TiO ₂ /Al ₂ O ₃		D. Gonbeau et al. ^[1]	
	Peak position [eV]	FWHM [eV]	Peak position [eV]	FWHM [eV]	Peak position [eV]	FWHM [eV]
Ti ⁴⁺ 2p 3/2	458.32	0.95	458.29	1.04	458.7	1.5
Ti ³⁺ 2p 3/2			456.82	1.88	456.6	1.4

DC and AC resistive switching mode

A forming process, which is usually conducted in DC mode, is required to trigger the resistive switching behavior of the device. In the forming process, the voltage sweeps forward from 0 V to -6 V (red line annotated by ① in Figure 2b) and backward from -6 V to 0 V (red line annotated by ② in Figure 2b), i.e., the double voltage sweep between 0 V and -6 V, with a compliance current of 10^{-4} A. The forming process switches the device resistance from the initial high resistance state (HRS) to low resistance state (LRS) and leads to the formation of conductive filaments (CFs) that are consist of oxygen vacancies ^[2] inside the Al₂O₃ layer.

Except the first resistance switching from HRS to LRS is called forming, other following processes of switching the device resistance from HRS to LRS are called SET. In DC mode, the SET process is operated using a dual voltage sweep between 0 and -7 V with a compliance current of 10⁻⁴ A. Five different devices are tested under DC mode using voltage sweeps, and each device is switched for 20 cycles after the forming process (Figure 2c), exhibiting comparable behavior and low device-to-device variability. The detailed switching parameters are provided in Figure S2, including the SET/RESET voltages and the LRS/HRS resistance distributions. The LRS and HRS are all read at 0.1 V. The retention time of high resistive state (HRS) and low resistive state (LRS) are read at 0.1 V at room temperature. Both resistance states remain stable for 10⁴ s without degradation (Figure S3a). As the SET (and forming) processes occur at the compliance current, the LRS remains consistent between devices (Fig. 1c), despite the stochastic nature of the filamentary process.

In pulse mode, the SET process is completed by applying negative voltage pulses with 100 μ s pulse width. The height of the voltage pulse increases from -3.5 V to -9.5 V with a step size of 0.5 V until the device is switched back to LRS (Figure S4).

The opposite process of witching the device resistance from LRS back to HRS by partial rupturing of the CFs is called RESET. In DC mode, the RESET process uses a dual voltage sweep between 0 V and 3 V after the forming process (red line annotated by ③ and ④ in Figure 2b) or uses a dual voltage sweep between 0 V and 4V after the SET process. In pulse mode, the RESET process uses positive voltage pulses with 100 µs width. A similar operate-and-verify programming scheme ^[3–6] is used (Figure S5).

A full round of switching the device resistance from HRS to LRS and then back to HRS is called a switching cycle. The blue lines in Figure 2b represent a typical *I-V* curve of the resistive switching cycle after the first forming-and-RESET cycle. Figure S 6 shows a complete cycle of the switching process in pulse mode.

The switching points are the points where the current jumps up or down abruptly, indicating an abrupt change in device resistance. The switching points can be extracted from the DC *I-V* curves, as noted in Figure 2b. The voltages and the currents of the switching points are defined as the switching voltages and the switching currents, respectively. All the resistances are read at a voltage of 0.1 V.



Figure S2. Switching parameters of five different Pt/Al₂O₃/TiO₂ devices under DC voltage sweep mode. (a) Error bar graph of the SET and RESET switching voltages, (b) error bar graph of the SET and RESET switching currents, (c) error bar graph of the HRS and LRS. The table on the bottom-right side lists all the parameters in detail.



Figure S3. (a) Retention time of HRS and LRS at room temperature. The resistance is read at 0.1 V. The lower noise in the LRS current is the result of the higher currents there relative to the HRS state. (b) The LRS and HRS retention times at 80 °C and 0.1 V.

An operate-and-verify programming scheme is used here, which means more than a single pulse may be used in the SET or RESET operations. The voltage height in both SET and RESET process will increase until the resistance is tuned to the destination resistance value. The details of the operate-and-verify programming scheme is shown in Figure S4-S6. The reason for using the operate-and-verify programming scheme is that the device might not reach the desired resistance range after a single pulse operation. To ensure the device's resistance is indeed programmed to the desired value, the verification step is necessary. This operate-and-verify programming scheme requires higher energy consumption compared to single-pulse programming scheme, but is more reliable and guarantees the resistance modulation success for each cycle.



Figure S4. Chart flow of the SET process under pulse mode.



Figure S5. Chart flow of the RESET process under pulse mode.



Figure S6. Chart flow of the endurance test under pulse mode.

Supplementary Information References

[1] D. Gonbeau, C. Guimon, G. Pfister-Guillouzo, A. Levasseur, G. Meunier, R. Dormoy, *Surf. Sci.* **1991**, *254*, 81.

 [2] D. Miron, I. Krylov, M. Baskin, E. Yalon, L. Kornblum, J. Appl. Phys. 2019, 126, 185301.

[3] W. Shim, J. S. Seo, S. Yu, Semicond. Sci. Technol. 2020, 35, 115026.

[4] S. Wang, H. Wu, B. Gao, N. Deng, D. Wu, H. Qian, *Eur. Solid-State Device Res. Conf.* **2017**, *1*, 14.

[5] F. M. Puglisi, C. Wenger, P. Pavan, *IEEE Electron Device Lett.* 2015, 36, 1030.

[6] M. Lanza, H. S. P. Wong, E. Pop, D. Ielmini, D. Strukov, B. C. Regan, L. Larcher, M.

A. Villena, J. J. Yang, L. Goux, A. Belmonte, Y. Yang, F. M. Puglisi, J. Kang, B. Magyari-

Köpe, E. Yalon, A. Kenyon, M. Buckwell, A. Mehonic, A. Shluger, H. Li, T. H. Hou, B.

Hudec, D. Akinwande, R. Ge, S. Ambrogio, J. B. Roldan, E. Miranda, J. Suñe, K. L. Pey, X.

Wu, N. Raghavan, E. Wu, W. D. Lu, G. Navarro, W. Zhang, H. Wu, R. Li, A. Holleitner, U.

Wurstbauer, M. C. Lemme, M. Liu, S. Long, Q. Liu, H. Lv, A. Padovani, P. Pavan, I. Valov,

X. Jing, T. Han, K. Zhu, S. Chen, F. Hui, Y. Shi, Adv. Electron. Mater. 2019, 5, 1.